

Z8400/Z84C00 NMOS/CMOS Z80° CPU Central Processing Unit

FEATURES

The extensive instruction set contains 158 instructions, including the 8080A instruction set as a subset.

- NMOS version for low cost high performance solutions, CMOS version for high performance low power designs.
- NMOS Z0840004 4 MHz, Z0840006 6.17 MHz, Z0840008 - 8 MHz.
- CMOS Z84C0006 DC to 6.17 MHz, Z84C008 DC to 8 MHz, Z84C0010 - DC to 10 MHz, Z84C0020 - DC -20 MHz
- 8 MHz version can be operated at 6.144 MHz clock.

- The Z80 microprocessors and associated family of peripherals can be finked by a vectored interrupt system. This system can be daisy-chained to allow implementation of a priority interrupt scheme.
- Duplicate set of both general-purpose and flag registers.
- Two sixteen-bit index registers.
- Three modes of maskable interrupts:

 Mode 0—8080A similar;

 Mode 1—Non-Z80 environment, location 38H;

 Mode 2—Z80 tamily peripherals, vectored interrupts.
- On-chip dynamic memory refresh counter.




Figure 1. Pin Functions





Figure 2. 40-pln Dust-in-Line (DIP), Pin Assignments






Figure 2b. 44-Pin Chip Carrier Pin Assignments

GENERAL DESCRIPTION

The CPUs are fourth-generation enhanced microprocessors with exceptional computational power. They offer higher system throughput and more efficient memory utilization than comparable second- and third-generation microprocessors. The internal registers contain 208 bits of read/write memory that are accessible to the programmer. These registers include two sets of six general-purpose registers which may be used individually as either 8-bit registers or as 16-bit register pairs. In addition, there are two sets of accumulator and flag registers. A group of "Exchange" instructions makes either set of main or alternate registers accessible to the programmer. The alternate set allows operation in foreground-background mode or it may be reserved tor very tast interrupt response.

(Only available for 84C00)

The CPU also contains a Stack Pointer, Program Counter, two index registers, a Retresh register (counter), and an Interrupt register. The CPU is easy to incorporate into a system since it requires only a single +5V power source. All output signals are fully decoded and timed to control standard memory or peripheral circuits; the CPU is supported by an extensive family of peripheral controllers. The internal block diagram (Figure 3) shows the primary functions of the processors. Subsequent text provides more detail on the I/O controller family, registers, instruction set, interrupts and daisy chaining, and CPU timing.




Figure 3. Z80C CPU Block Diagrem

Table 1, Z80C CPU Registers

	Register	Size (Blts)	Remarks
A.A'	Accumulator	8	Stores an operand or the results of an operation.
F.F'	Flags	8	See Instruction Set.
B.B'	General Purpose	8	Can be used separately or as a 16-bit register with C.
C, C'	General Purpose	8	Can be used separately or as a 16-bit register with C.
D.D'	General Purpose	8	Can be used separately or as a 16-bit register with E.
E, E'	General Purpose	8	Can be used separately or as a 16-bit register with E.
H, H'	General Purpose	8	Can be used separately or as a 16-bit register with L.
L. L'	General Purpose	8	Can be used separately or as a 16-bit register with L.
			Note: The (B,C), (D,E), and (H,L) sets are combined as follows. B — High byte C — Low byte D — High byte E — Low byte H — High byte L — Low byte
I	Interrupt Register	8	Stores upper eight bits of memory address for vectored interrupt processing.
R	Refresh Register	8	Provides user-transparent dynamic memory refresh. Automatically incremented and placed on the address bus during each instruction tetch cycle.
IX	Index Register	16	Used for indexed addressing.
IY	Index Register	16	Used for indexed addressing
SP	Stack Pointer	18	Holds address of the top of the stack. See Push or Pop in instruction set.
PC	Program Counter	16	Holds address of next instruction.
IFF ₁ ·IFF ₂	Interrupt Enable	Flip-Flops	Set or reset to indicate interrupt status (see Figure 4).
iMFa-IMFb	Interrupt Mode	Flip-Flops	Reflect Interrupt mode (see Figure 4).

failure has been detected. After recognition of the NMI signal (providing BUSREQ is not active), the CPU jumps to restart location 0066H. Normally, software starting at this address contains the interrupt service routine.

Maskeble Interrupt (INT). Regardless of the interrupt mode set by the user, the CPU response to a maskable interrupt input follows a common timing cycle. After the interrupt has been detected by the CPU (provided that interrupts are enabled and BUSREQ is not active) a special interrupt processing cycle begins. This is a special fetch (M1) cycle in which IORQ becomes active rather than MREQ, as in a normal M1 cycle. In addition, this special M1 cycle is automatically extended by two WAIT states, to allow for the time required to acknowledge the interrupt request.

Mode 0 Interrupt Operation. This mode is similar to the 8080 microprocessor interrupt service procedures. The interrupting device places an instruction on the data bus. This is normally a Restart instruction, which will initiate a call

to the selected one of eight restart locations in page zero of memory. Unlike the 8080, the Z80 CPU responds to the Call instruction with only one Interrupt acknowledge cycle followed by two memory read cycles.

Mode 1 Interrupt Operation. Mode 1 operation is very similar to that for the NMI. The principal difference is that the Mode 1 interrupt has only one restart location, 0038H.

Mode 2 Interrupt Operation. This interrupt mode has been designed to most effectively utilize the capabilities of the Z80 microprocessor and its associated peripheral family. The interrupting peripheral device selects the starting address of the interrupt service routine. It does this by placing an 8-bit vector on the data bus during the interrupt acknowledge cycle. The CPU forms a pointer using this byte as the lower 8 bits and the contents of the I register es the upper 8 bits. This points to an entry in a table of addresses for interrupt service routines. The CPU then jumps to the routine at that

address. This flexibility in selecting the interrupt service routine address allows the peripheral device to use several different types of service routines. These routines may be located at any available location in memory. Since the interrupting device supplies the low-order byte of the 2-byte vector, bit 0 (A_n) must be a zero.

Interrupt Enable/Disable Operation. Two flip-flops, IFF₁ and IFF₂, referred to in the register description, are used to signal the CPU interrupt status. Operation of the two tlip-flops is described in Table 2. For more deteils, refer to the Z80 CPU Technical Manuel (03-0029-01) and Z80 Assembly Lenguage Programming Manual (03-0002-01).

Table 2. State of Flip-Flops

Action	IFF ₁	IFF ₂	Comments
CPU Reset	0	0	Maskable interrupt
Ol instruction execution	0	0	Maskable interrupt
El Instruction execution	1	1	Maskable interrupt
LD A,I instruction execution	•	•	IFF ₂ → Parity flag
LD A.R instruction execution	•	•	iFF ₂ → Parity flag
Accept NMI	0	•	Maskable interrup INT disabled
RETN instruction execution	IFF ₂	•	IFF ₂ → IFF ₁ at completion of an NMI service routine.

INSTRUCTION SET

versatile instruction sets evailable in any 8-bit microprocessor. It includes such unique operations as a block move for fast, efficient data transfers within memory, or between memory end I/O. It also allows operations on any bit in any location in memory. The following is a summary of the instruction set which shows the assembly language mnemonic, the operation, the fleg stetus, and gives comments on each instruction. For an explanation of tlag notations and symbols for mnemonic tebles, see the Symbolic Notetions section which follows these tables. The Z80 CPU Technical Menual (03-0029-01). the Programmer's Reference Guide (03-0012-03), and Assembly Languege Programming Menual (03-0002-01) contain significantly more details for progremming use. The instructions are divided into the following cetegories: □ 8-bit loads

The microprocessor has one of the most powerful and

the Programmer's Reference Guide (03-0012-03), an Assembly Language Programming Menual (03-0002-0) contain significantly more details for programming use.

The instructions are divided into the following cetegories

8-bit loads

16-bit loads

Exchanges, block trensters, and searches

8-bit arithmetic and logic operations

General-purpose arithmetic and CPU control

16-bit erithmetic operations

Rotates and shifts

Bit set, reset, and test operationsJumpsCalls, returns, and restarts

□ Input end output operations

A variety of addressing modes are implemented to permit efficient end tast data transfer between verious registers, memory locations, and input/output devices. These addressing modes include:

☐ Immediate
☐ Immediate extended
☐ Modified page zero

☐ Modified page zero
☐ Relative
☐ Extended
☐ Indexed

☐ Register
☐ Register indirect
☐ Implied

□ Bit

8-BIT LOAD GROUP

Mnemonic	Symbolic Operation		z		PM H	98	P/Y	N	c		Opcod 548		Hex	No. of Bytee	No. of M Cycles	No. of T States	Com	ments
LD r, r'	r ← r′	•	•	×	•	х	•	•	•	01	г	r'		1	1	4	Ę ſ	Reg.
ĻDr, n	r +- n	•	•	Х	•	х	•	•	•	00	r	110		2	2	7	000	В
											+ n→						001	C
LD s (HL)	r +- (HL)	•	•	Х	•	Х	•	•	•	01	г	110		1	2	7	010	D
LDr. (IX+d)	$r \leftarrow (iX + ci)$	•	•	Х	•	Х	•	•	•	11	011	101	DD	3	5	19	011	E
										01	Г	110		•			100	Н
											+d→						101	L
LDr. (IY+d)	r ← (lY + d)	•	•	Х	•	Х	•	•	•	11	111	101	FD	3	5	19 -	111	A
										01	Г	110						
											q -	•						
LD (HL), r	(HL) ← r	•	•	X		Х	•	•	•	01	110	ŧ		1	2	7		
LD (IX + d), r	(UX+¢/) ← r	•	•	Х	•	Х	•	•	•	11	011	101	DĐ	3	5	19		
										01	110	Г						
											+ d -			_	_			
LD (IY + d), r	(lY+d) ← r	•	•	Х	•	Х	•	•	•	11	111		FD	3	5	19		
										Q1	110	Г						
											+d→			_	_			
LD (HL), n	(HL) ← n	•	•	Х	•	Х	•	•	•	00			36	2	3	10		
											← n→				_	40		
LD (IX + d), n	(b + XI)	•	•	Х	•	X	•	•	•	11	011	101	DD.	4	5	19		
										00		110	36					
											+d-							
											+ n -	•						

8-BIT LOAD GROUP (Continued)

	Symbolic				Fla	ge				(Opcod	•		No. of	No. of M	No. of T	
Mnemonic	Operation	8	Z		Н	_	PN	N	C	76	543	210	Hex	Bytee	Cycles	States	Comments
_D (IY + d), n	(iY+d) +- n	•	•	х		х	•	•	•	11	111	101	FD	4	5	19	
_ `										00	110	110	36				
											~ d→	•					
											← n→	•					
D A, (BC)	A ← (BC)	•	٠	X	•	Х	٠	•	•	00	001	010	0A	1	2	7	
DA, (DE)	A ← (DE)	•	•	X	•	Х	•	•	•	00	011	010	1A	1	2	7	
DA, (nn)	A 🕶 (nn)	•	•	Х	•	Х	•	•	•	00	111	010	ЭА	3	4	13	
											← n →	•					
											← n-	•					
.D (BC), A	(BC) ← A	•	•	Х	•	Х	•	•	•	00	000		02	1	2	7	
_D (DE), A	(DE) ← A	•	•	Х	•		•	. •	•	00	010		12	1	2	7	
.D (nrs), A	(nn) ← A	•	•	Х	•	Х	•	٠	•	00		010	32	3	4	13	
											← П →						
								_			← П~			_	2	9	
LDA, I	A÷I	*	7	Х	0	Х	IFF	U	•	11	101	101	ED	2	-	•	
								_		01	010	111	57 ED	2	2	9	
LD A, R	A+R	*	1	Х	U	Х	IFF	U	•	11	101	101 111	5F	~	4	9	
				v		v	_	_		01	011	101	ED	2	2	9	
LD I, A	I←A	•	•	Х	•		•	•	•	11 01	101		47	2	-	3	
		_	_	х		U				11	101	101	ED.	2	2	9	
LD R, A	R-A	•	•	X	•	×	•	•	•	01	001	111	4F	-	_		

NOTE: 4FF, the content of the interrupt enable flip-flop, (IFF₂), is copied into the P/V flag.

16-BIT LOAD GROUP

Mnemonic	Symbolic Operation	s	z		Fla		P/V	N	С		Opcode 543		Hex	No. of Bytes	No. of M Cycles	No. of T States	Com	ments
LD dd, nn	dd ← nn	•	•		•	х	•	•		00	dd0	001		3	3	10	dd	Pair
20 00,											← n →						00	BC
											← n→						01	DÉ
LD IX, nn	IX ← nn	•	•	х	•	х	•	•	•	11	011	101	DĐ	4	4	14	10	HL
										00	100 ← n → ← n →		21				11	SP
LD IY, nn	IY ← na	•		х	•	х	•	•	•	11	111	101	FD	4	4	14		
2011,1111	,									00	100 ← n → ← n →		21					
LD HL, (nn)	H ← (nn + 1) L ← (nn)	•	•	X	•	X	•	•	•	00	101 ←n→ ←n→		2A	3	5	16		
LD dd, (nn)	dd _H ← (nn+1) dd _L ← (nn)	•	•	X	•	x	•	•	•	11 01	101 dd1 ← n →	•	ED	4	6	20		

NOTE: $(PAHP)_H$, $(PAHP)_L$ refer to high order and low order eight bits of the register pair respectively, e.g., $BC_L = C$, $AF_H = A$.

16-BIT LOAD GROUP (Continued)

Mnemonic	Symbolic Operation	8	Z		Fla		P/Y	N	C	76	Opcod 543	• 210	Heix	No. of Bytes	No. of M Cycles	No. of T States	Соли	nents
D (X, (nn)	(X _H ← (nn + 1)	•	•	Х	•	х	•	•	٠	11	011	101	DD	4	6	20		
	IX. + (nn)									00	101	010	2A					
	,										 n							
											← n →							
D IY, (nn)	IY _H ← (nn + 1)	•	•	Х	•	X	•	•	٠	11	111	101	FD	4	6	20		
	IY _L ← (nn)									00	101	010	2A					
											 n →							
											← n→			_	_	40		
D (nn), HL	(nn + 1) ← H	•	•	Х	•	Х	•	•	•	00	100		22	3	5	16		
	(nn)←L										←n→							
											← n →				6	20		
LD (nn), dd	(nn+1) ← dd _H	•	•	Х	•	Х	•	•	•	11	101		ED	4	0	20		
	(nn) ← dd _L									01		011						
											+n→							
	6 41 - 1V	_	_	v	_	v	_		_	11		101	DD	4	6	20		
LD (nn), iX	(nn+1) ← IX _H	•	•	^	•	^	•	•	•	00	100		22	7				
	(nn) ← IX _L									50	+-n-							
											n							
ID CALIV	(nn + 1) + 1Y _H			¥		¥				11		101	FD	4	6	20		
LD (nn), IY	(nn+1)+11 _L (nn)+1Y _L	•	•	^	Ť	^	-		-	00		010	22					
	(m) IIL									••	+n-							
						~					+n-							
LD SP, HL	SP ← HL		•	х	•	×	•		•	11	111	001	F9	1	1	6		
LD SP, IX	SP + IX			х		х	•	•	•	11	011	101	DD	2	2	10		
										11	111	001	F9					
LD SP, IY	SP + IY	•	•	Х	•	Х	•	•	•	11	111	101	FD	2	2	10		
										11	111	001	F9				gq	Pair
PU\$H qq	(SP - 2) ← qq _L	٠	•	Х	•	Х	•	•	•	11	qq0	101		1	3	11	00	BC
	(SP ~ 1) + qq _H																01	DE
	SP→SP-2																10	HL
PUSHIX	$(SP-2) + IX_L$	•	•	Х	•	Х	•	•	•	11	011	101	DD	2	4	15	11	AF
	(SP - 1) + IX _H									11	100	101	£5					
	SP→SP-2													_	_	4-		
PUSH IY	(SP - 2) ← IY _L	•	•	Х	•	X	•	•	•	11	111	101	FD	2	4	15		
	(SP-1) + IYH									11	100	101	E5					
	SP→SP-2								_		^	~~		1	3	10		
POP qq	qq _H +- (SP + 1)	•	•	Х	•	Х	•	•	•	11	ddo	001		'	3	10		
	qqL ← (SP)																	
	SP → SP +2	_	_	v	_	v	_		_	11	011	101	DD	2	4	14		
POP IX	IX _H ← (SP + 1)	•	•	×	•	^	•	-	-	11				•	•	• •		
	(X _L ← (SP)									- ' '	100	501						
DOD (V	SP → SP +2 IY _H ← (SP + 1)	_		v	_	¥				11	111	101	FD	2	4	14		
POP IY		•	•	^	•	^	•	•	•	11		001		_	•	-		
	IY _L ← (SP)										100							
	SP → SP + 2																	

NOTE: (PAIR)_H, (PAIR)_L refer to high order and low order eight bits of the register pair respectively, e.g., BC_L = C, AF_H = A.

EXCHANGE, BLOCK TRANSFER, BLOCK SEARCH GROUPS

Mnemonic	Symbolic Operation	8	z		F7e H	ge	P/V	N	c	76	Opcod 643	e 210	Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
EX DE, HL	DE ++ HL	_	-	×	-	×	•	•	•	11	101	011	EB	1	1	4	
EX AF, AF'	AF ++ AF'			x		x	•	•	•	00	001	000	08	i	1	4	
EXX	BC + BC'			×	•	×	•	•	•	11	011		D9	1	1	4	Register bank
	DE ++ DE'																and auxiliary
	HL ++ HL'																register bank
																	exchange
EX (SP), HL	H ++ (SP + 1)	•	•	Х	•	Х	•	•	•	11	100	011	E3	1	5	19	
	L ••• (SP)													_	_		
EX (SP), IX	IXH ** (SP+1)	•	•	Х	•	Х	•	•	•	11	011	101	DD	2	6	23	
	IX _L (SP)	_		v		v	_	_	_	11	100	011	E3		6	23	
EX (SP), IY	IY _H ** (SP + 1)	•	•	×	•	х	•	•	•	11 11	111	101	FD E3	2	0	23	
	IYL ++ (SP)						ത			"	100	۷,,	LJ				
LDI	(DE) + (HL)			x	٥	х	Ÿ	٥		11	101	101	ED	2	4	16	Load (HL) into
	DE - DE+1				-		•	-		10	100	000	AO	_			(DE), increment
	HL + HL+1																the pointers and
	BC ← BC~1																decrement the
																	byte counter
							②										(BC)
LDIR	(DE) ← (HL)	•	•	Х	0	Х	0	0	•	11	101	101	ED	2	5	21	ifBC ≠ 0
	DE ← DE+1									10	110	000	BO	2	4	16	If BC = 0
	HL + HL+1																
	BC ← BC ~ 1																
	Repeat until BC = 0																
	BC = 0																
	•						①										
LDO	(DE) + (HL)	•	•	х	0	х	0	0	٠	11	101	101	ED	2	4	16	
	DE - DE - 1									10	101	000	A8				
	HL - HL - 1																
	BC + BC-1						_										
							@							_	_		W-0 (0
LDDR	(DE) + (HL)	•	•	Х	0	Х	0	0	•	11	101	101	ED	2	5	21	IfBC≠0
	DE ← DE – 1									10	111	000	88	2	4	16	If BC = 0
	HL +- HL - 1 BC +- BC - 1																
	Repeat until																
	BC = 0																
	50 - 0		(3)	•			വ										
CPI	A (HL)	#	*	x	#	х	0	1	•	11	101	101	ED	2	4	16	
	HL + HL+1	·	•							10	100	001	A1				
	BC + BC - 1																

NOTE: ① P/V flag is 0 if the result of BC - 1 = 0, otherwise P/V = 1 ② P/V flag is 0 only at completion of instruction.

³ Z flag is 1 if $A = H_{\frac{1}{2}}$, otherwise Z = 0.

EXCHANGE, BLOCK TRANSFER, BLOCK SEARCH GROUPS (Continued)

Mnemonic	Symbolic Operation	s	z		FM H	gs	P/V	N	C		Opcod 543		Hex	No. of Bytes	No. of M Cycles		Comments
		_					<u> </u>						<u>-</u>				
CPIR	A - (HL)		3	x	*	x	0	1	•	11	101	101	ED	2	5	21	If BC ≠0 and A ≠ (HL)
	HL ← HL + 1 BC ← BC − 1 Repeat until A = (HL) or									10	110	001	B 1	2	4	16	If BC = 0 or A = (HL)
CPD	BC = 0 A - (HL)		③	x		x	Φ	1		11	101	101	ED	2	4	16	
	HL + HL-1 BC + BC-1		3				വ			10	101	001	A9				
CPDR	A – (HL)	*	Ÿ	x	*	x	_	1	•	11	101	101	€D	2	. 5	21	If BC ≠ 0 and A ≠ (HL)
	HL ← HL − 1 BC ← BC − 1 Repeat until A = (HL) or BC = 0									10	111	001	B9	2		16	If BC = 0 or A = (HL)

NOTE:

Ptv flag is 0 if the result of BC - 1 = 0, otherwise Ptv = 1.
Ptv flag is 0 only at completion of instruction.
Talg is 1 if A = (HL), otherwise Z = 0.

8-BIT ARITHMETIC AND LOGICAL GROUP

Mnemonic	Symbolic Operation	8	z		Fla H		₽∕V	N	c	76	Opcod 543		Hex	No. of Bytes	No. of M Cycles	No. of T States	Comr	nents
ADD A. r	A ← A + r	ŧ	•	x		х	v	0		10	000	r		1	1	4	r	Reg.
ADD A, n	A+A+n	i	i	X	i	X				11	000	110		2	2	7	000	В
AUU A, 11	,, ,,,,,	٠	•	•	•						- n→						001	С
																	010	Ð
ADD A (HI)	A ← A + (HL)	ŧ		х	‡	х	٧	0		10	000	110		1	2	7	011	E
	1) A A + (IX + d)	,		х		X		0		11	011	101	DĐ	3	5	19	100	н
400 A, (1A + C	47.7. X.1 (0.X.1 S)	•	٠	•	Ť	,.				10	000	110					101	L
											+- d →						111	Α
ADD A dY+d	(b+Yi)+A→A (t			х		х	٧	0	#	11	111	101	FD	Э	5	19		
	-,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		•							10	000	110						
											+- d→							
ADC A, 8	A A+8+CY			х	#	Х	٧	0			001						s is ar	nyofε,n,
SUBs	A+A-s			х		Х	٧	1			010						(HL),	(IX + d),
SBC A. s	A+A-s-CY			Х		Х	٧	1			011						(IY + c	d) as
ANDs	A+A>8			Х	1	X	₽	0	0		100						show	n for ADI
DRs	A+A>s			Х	0	X	Ρ	0	0		110						instru	ction. Th
XOR s	A - Aes			Х	0	Х	Ρ	0	0		101						Indica	ted bits
CP 8	A-8			Х		Х	٧	1			111						replac	ce the
																	000	in the
																	ADD:	set abov

8-BIT ARITHMETIC AND LOGICAL GROUP (Continued)

Maemonic	Symbolic Operation	s	z	•	Fla	ığs	P/V	Н	С		Opcod 543		Hex	No. of Bytes	No. of M Cycles		Comments
INC r	r ← r + 1 (HL) ←	:	ŧ	X	*	X	٧	0	٠	00	r	100		1	1	4	
	(HL) + 1		‡	X		X	٧	0	•	00	110	100		1	3	11	
INC (IX + d)	(IX + d) + 1	t	•	X	•	X	٧	0	•	11 00		101 100	DÖ	3	6	23	
INC (IY+d)	(IY + d) ← (IY + d) + 1	*	:	X	*	X	٧	0	•	11 00	111 110 + d-	100	FD	3	6	23	
DEC m	m ← m – 1		#	Х	#	X	٧	1	•			101					

NOTE: m is any of r, (HL), (IX + d), (IY + d) as shown for INC. DEC same format and states as INC. Replace 100 with 101 in opcode.

GENERAL-PURPOSE ARITHMETIC AND CPU CONTROL GROUPS

	Symbolic				FN	ege					Opcod	•		No. of	No. of M	No. of T	
Mnemonic	Operation	S	Z		H	•	P/V	N	C	76	543	210	Hex	Bytes	Cycles	States	Comments
DAA	@	*	‡	х	:	X	Р	•	*	00	100	111	27	1	1	4	Decimal adjust accumulator.
CPL	A÷A	•	•	x	1	×	•	1	•	00	101	111	2F	1	1	4	Complement accumulator (one's complement).
NEG	A ← 0 − A	ŧ	ŧ	х	ı	х	ν	1		11	101	101	ED	2	2	В	Negate acc.
NEG	A	·	·	^	·	•				01	000	100	44				(two's complement).
CCF	CY + CY	•	•	X	X	X	•	0	‡	00	111	111	3F	1	- 1	4	Complement carry flag.
SCF	CY + 1			х	0	х	•	0	1	00	110	111	37	1	1	4	Set carry flag.
NOP	No operation			X	•	X	•	•	•	00	000	000	00	1	1	4	
HALT	CPU halted		•	Х	٠	Х	•	•	٠	01	110	110	76	1	1	4	
DI *	IFF + 0	٠	٠	Х	٠	Х	٠	•	•	11	110	011	F3	1	1	4	
El *	IFF + 1	•	•	Х	٠	Х	•	•	•	11	111	011	FB	1	1	4	
IM 0	Set interrupt	•	•	Х	•	Х	•	•	•	11	101	101	ED	2	2	8	
	mode 0									01	000	110	46				
IM 1	Set interrupt mode 1	•	•	X	•	X	•	•	•	11 01	101 010	101 110	ED 56	2	2	8	
IM 2	Set interrupt mode 2	•	•	X	•	X	•	•	•	11 01	101 011	101 110	ED 5E	2	2	8	

NOTES: @ converts accumulator content into packed BCD following add or subtract with packed BCD operands.

IFF indicates the interrupt enable flip-flop.

CY indicates the carry flip-flop.

 \bigstar indicates interrupts are not sampled at the end of EI or DI.

16-BIT ARITHMETIC GROUP

	Symbolic				Fla	igs					pcod			No. of			_	
Mnemonic	Operation	S	z		N		P/V	N	С	76	543	210	Nex	Bytes	Cycles	States.	Com	mente
ADD HL, ss	HL ← HL + ss	•	•	х	х	х	•	0	;	00	ss	001		1	3	11	şs	Reg
																	00	BC
ADC HL, ss	HL +-																01	DE
	HL+ss+CY			Х	Х	Х	٧	0	‡	11	101	101	ED	2	4	15	10	HL
										01	ss1	010					11	SP
BC HL, ss	HL←																	
,	HL-ss-CY	‡	‡	Х	Х	Х	٧	1		11	101	101	ED	2	4	15		
										01	ssO	010						
ADD IX. pp	IX ← IX + pp	•	•	Х	Х	Х	•	0		11	011	101	DD	2	4	15	pp	Reg
										01	pp1	001					00	BC
																	01	ÐΕ
																	10	IX
																	11	SP
ADD IY, rr	$n + Yi \rightarrow Yi$	•	•	Х	Х	Х	•	0		11	111	101	FD	2	4	15	rr	Reg
										00	rr1	001					00	BC
NC ss	ss + ss + 1	•	•	Х	•	Х	•	•	•	00	ss0	011		1	1	6	01	DE
INC IX	$IX \leftarrow IX + 1$	•	•	Х	•	Х	•	•	•	11	011	101	DD	2	2	10	10	ΙY
										00	100	011	23				11	SP
INC IY	$ Y \leftarrow Y + 1 $	•	•	Х	•	Х	•	•	•	-11	111	101	FD	2	2	10		
										00	100	011	23					
DEC ss	ss ← ss - 1	•	•	Х	•	Х	•	•	•	00	s s1	011		1	1	6		
DECIX	IX - IX-1	•	•	х	•	Х	•	•	•	11	011	101	DD	2	2	10		
										00	101	011	2B					
DEC IY	IY IY 1	•	•	Х	•	х	•	•	•	11	111	101	FD	2	2	10		
	•									00	101	011	28					

ROTATE AND SHIFT GROUP

Mnems	Symbolic onic Operation	s	z		Fle N		P/V	N	С		Dpcod 543		Hex	No. of Bytes	No. of M Cycles		Comments
RLCA	CY 7 TO A	•	•	X	0	x	•	0	:	00	000	111	07	1	1	4	Rotate left circular accumulator.
RLA	(cy - 7 + 0)	•	•	X	0	X	•	0	‡	00	010	111	17	1	1	4	Rotate left accumulator
RRCA	7 - 0 CV	•	•	X	0	x	•	0		00	001	111	0F	1	1	4	Rotate right circular
RRA	7 - 0 - CY	•	•	x	0	x	•	0	‡	00	011	111	1F	1	1	4	accumulator. Rotate right accumulator.

ROTATE AND SHIFT GROUP (Continued)

Mnemonic	Symbolic Operation	s	Z		Fla H		P/V	N	¢	76	Opcode 543		Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
RLCr		‡	‡	x	0	x	Р	0 4		11 00	001 000	011 r	СВ	2	2	8	Rotate left circular register r.
RLC (HL)	 	‡	‡	x	0	X	Ρ	0	•	11 00	001 000	011 110	CB	2	4	15	r Reg. 000 B 001 C
RLC (IX+	, <u> </u>	ŧ	‡	x	0	x	Ρ	0	\$	11 11 00	011 001 ← d →		DD CB	4	6	23	010 D 011 E 001 H 101 L 111 A
RLC (IY+	a) J	ŧ	‡	X	0	X	Ρ	0	‡	11 11	111 001 ← d →	101 011	FD CB	4	6	23	Instruction
RLm	m = f(HL,(IX + d),) (IY +	‡ ·d)	x	0	x	Р	0	:	00	010	110					format and states are as shown for RLCs. To form
RRC m	m = r(HL),(iX + d)			x	0	X	Р	0	*		001	•					new opcode replace 000 or RLCs with
AA m	$m = r_s(HL),(IX + d)$	•	‡ + d)	x	0	x	Þ	0	*		011						shown code.
\$LA m	$m = r_i(HL),(IX + d)$			x	0	X	Ρ	0	ŧ		100						
SRA m	$m = r_i(HL), (IX + d)$	‡ (IY)	‡ + d)	x	0	X	Ρ	0	‡		101						
SALm	$m = r_{i}(HL), (iX + d)$		‡ + d)	X	0	X	Р	0	‡		111	ì					
RLD [7-4 3-0 7-4 2-0	‡	‡	x	0	x	Р	0	•	11 01	101 101	101 111		2	5	18	Rotate digit left and right betwee the accumu- lator and location (HL)
RAD [7-4 3-0 7-4 3-0 a (ML)	ŧ	*	x	0	X	Р	0	•	11 01		101 111		2	5	18	The content of the upper half of the accumulator is unaffected

BIT SET, RESET AND TEST GROUP

	Symbolic				Flo	ge				0	pcod	•		No. of	No. of M	No. of T		
Mnemonic	Operation	8	Z		H	•	P/V	N	C	76	543	210	Hex	Bytes	Cycles	States	Com	ments
BIT b, r	Z ← rb	x	;	х	1	х	х	0	•	11	001	011	СВ	2	2	8	r	Reg.
	•									01	b	r					000	В
ЭIT b, (HL)	Z ← (HL) _b	х	#	х	1	х	Х	0	•	11	001	011	СВ	2	3	12	001	C
., ,										01	b	110					010	D
alTb.{IX+db.	$Z \leftarrow (1X + a)_b$	X	‡	х	1	х	Х	0	٠	11	011	101	DD	4	5	20	011	E
	, ,,									11	001	011	ÇВ				100	Н
											+d→	•					101	L
										01	b	110					111	Α
																	b	Bit Tested
BIT b. (IY + d) _h	Z = ((Y + d)b -	х		х	1	х	Х	0	•	11	111	101	FO	4	5	20	000	0
										11	001	011	СВ				001	1
											- d →						010	2
										01	b	110					011	3
SET b, r	r _b ← 1	٠	•	х	•	х	•	٠	•	11	001	011	CB	2	2	8	100	4
										11	b	r					101	5
SET b, (HL)	(HL) _b + 1	•	•	х	٠	х	•	•	•	11	001	011	ÇВ	2	4	15	110	6
,	, -/3									11	b	110					111	7
SET b, (IX+d)	(IX+d) _b ← 1	•	•	х	٠	Х	•	•	٠	11	011	101	DΩ	4	6	23		
	(11	001	011	СB					
											- d-	•						
										11	ь	110						
SETh (IY+d)	(IY+d) _{th} ← 1		٠	х	•	х	•	•	•	11	111	101	FD	4	6	23		
02, 5, ((, , , ,	V/0									11	001	011	CB					
											- -d-							
										11	ь	110						
RES b, m	m _b ← 0			х		х	•	•	•								To to	rm new
	m≡r, (HL),									_							орс	ode replac
	(IX+d), (IY+d)	ì															11	of SET b, s
	(114.1 - 2)1 (11.1 - 2)																with	10. Flags
																	and	time
																		s for SET
																		uction.

NOTE: The notation $m_{\tilde{b}}$ indicates location m, bit b (0 to 7).

JUMP GROUP

Mnemonic	Symbolic Operation	s	z		Fla H	gs	P/V	'N	С		Opcod 543		Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments		
JP nn	PC ← nn	•	•	X	•	x	•		•	11	000	011	C3	3	3	10	co Condition		
o,											- n						000 NZ (non-zero)		
											- n→						001 Z (zero)		
JP cc, nn	If condition co			х		х	٠	٠	•	11	cc	010		3	3	10	010 NC (non-carry)		
	is true PC+nn,										← n →						011 C (carry)		
	otherwise										←n→						100 PO (perity odd)		
	continue																101 PE (parity even)		
JRe	PC ← PC+e	•	٠	Х	•	Х	٠	•	•	00	011	000	18	2	3	12	110 P (sign positive)		
****										•	-6-2	-					111 M (sign negative)		
JRC, e	If C = 0,	٠	٠	Х	•	Х	٠	٠	٠	00	111	000	38	2	2	7	If condition not met.		
	continue									4	∽e-2	→							
	If C = 1,													2	3	12	If condition is met.		
	PC + PC+e																		
JR NC, e	IF C = 1,	٠	٠	X	•	Х	٠	•	٠	00	110	000	30	2	2	7	If condition not met.		
	continue									4	-e-2	→							
	If C=0,													2	3	12	If condition is met.		
	PC ← PC+e																		
JP Z, e	If $Z = 0$	٠	•	Х	٠	Х	٠	•	٠		101		28	2	2	7	If condition not met.		
	continue									•	-e-2	-							
	If $Z = 1$,													2	3	12	If condition is met.		
	PC - PC+e															_			
JR NZ, e	If $Z = 1$,	•	•	Х	•	Х	•	٠	•		100		20	2	2	7	If condition not met.		
	continue									-	-e-2	→			_		12 Part 12 14		
	If $Z = 0$,													2	3	12	If condition is met.		
	PC ← PC+e																		
JP (HL)	PC + HL	٠	•			Х				11	101	001	E9	1	1	4			
JP (IX)	PC ← IX	•	•	X	•	Х	•	•	•	11	011	101	DD	2	2	8			
										11	101	001	E9	_					
JP (IY)	PC ← IY	•	٠	Х	•	Х	٠	٠	•	11	111	101	FD	2	2	8			
										11	101	001	E9		_	_	WB 4		
DJNZ, e	B ← B – 1	•	٠	Х	•	Х	•	٠	•	00		000	10	2	2	8	If B = 0		
	If $B = 0$,									•	-e-2	-							
	continue														•	10	If B≠0.		
	If B≠0,													2	3	13	II DF V.		
	PC ← PC +e																		

NOTES: e represents the extension in the relative addressing mode.
e is a signal two's complement number in the range < ~ 126, 129 >.
e ~ 2 in the opcode provides an effective address of pc + e as PC is incremented by 2 prior to the addition of e.

CALL AND RETURN GROUP

Mnemonic	Symbolic Operation	s	z		Fie N		P/V	'N	С	76	Opcod 543		Nex	No. of Bytes	No. of M Cycles	No. of T States	Com	ments
CALL nn	(SP – 1)←PC _H (SP – 2)←PC _I	•	•	X	•	х	•	•	•	11	001 ← n →	101	CD	3	5	17		
	PC ← nn,										⊷n⊸							
CALL cc,nr	If condition cc is false	•	•	X	•	X	•	•	•	11	cc ←n→			3	3	10	lf cc i	is false.
	continue, otherwise same as CALL nn										←n→			3	5	17	lfcci	is true.
RET	PC _L + (SP) PC _H +(SP + 1)	•	•	X	•	X	•	•	•	11	001	001	C9	1	3	10		
RETICC	If condition cc is false	•	•	X	•	X	•	•	•	11	cc	000		1	1	5	If oc	is false.
	continue,													1	3	11	If cc	is true.
	same as RET																cc	Condition
																	000	NZ (non-zero)
																	001	Z (zero)
																	010	NC (non-carry)
RETI	Return from	•	•	Х	•	Х	•	•	•	11	101	101	ĘD	2	4	14	011	C (carry)
	interrupt									01	001	101	4D				100	PO (parity odd)
RETN1	Return from	•	•	Х	•	Х	•	•	•	11	101	101	ED	2	4	14	101	PE (parity even)
	non-maskabla									01	000	101	45				110	P (sign positive)
	interrupt																111	M (sign negative
RSTp	(SP-1)-PCH	•	•	Х	•	Х	٠	٠	٠	11	t	111		1	3	11	t	p
	(SP-2)+PCL																000	00H
	PC _H ← 0																001	08H
	PC _L +p																010	10H
	_																011	18H
																	100	20H
																	101	28H
																	110	
																	111	38H

NOTE: ¹RETN loads IFF2 → IFF1

INPUT AND OUTPUT GROUP

IN A, (n) IN r, (C)	A ← (n) r ← (C)	•							C	76	543	210	Hex	Bytes	Cycles	States	Comments
iN r, (C)			•	х	•	х	•	•	•	11	011	01	DB	2	3	11	n to A ₀ ∼ A ₇
	(0)										← n →						Acc. to A ₈ ~ A ₁₅
	r = (C)			Х	‡	х	Р	0	•	11	101	101	ED	2	3	12	C to Ao ∼ A ₇
	if $r = 110$ only									01	r	000					B to A ₈ ~ A ₁₅
	the flags will be affected		_														
			Ψ											_			0.04
INI	(HŲ ← (C)	х	#	Х	Х	х	х	1	Х	11	101	101	ED	2	4	16	C to Ao ~ A7
	B ← B – 1		_							10	100	010	A2				B to A ₈ ~ A ₁₅
	HL + HL + 1		2											_	_		
INIR	(HL) ← (C)	Х	1	X	Х	X	X	1	Х	11	101	101	ED	2	5	21	C to A ₀ ~ A ₇
	B + B 1									10	110	010	B2		(If B≠0)		B to $A_8 \sim A_{15}$
	HL + HL+1													2	4	16	
	Repeat until														(If B=0)		
	B=0		_														
			①														
IND	(HL) ← (C)	Х		Х	Х	Х	Х	1	Х	11	101	101	ED	2	4	16	C to $A_0 \sim A_7$
	B B − 1									10	101	010	AA				B to A ₈ ~ A ₁₅
	HL + HL-1		(2)														
NDR	(HL) ← (C)	Х	1	х	х	Х	Х	1	Х	11	101	101	ξD	2	5	21	C to A ₀ ~ A ₇
	B ← B – 1		-							10	111	010	BA		(If B≠0)		B to A ₈ ~ A ₁₅
	HL+HL-1													2	4	16	
	Repeat until														(If B = 0)		
	B≠0														(,		
OUT (n), A				х		х				11	010	011	D3	2	3	11	ri to Ao ∼ A7
001 (II). A	(1) - A	٠	٠	^	-	^				••	+n→		-	_	•	•	Acc. to A _B ~ A ₁₅
OUT (C), r	(0)			٧		х				11	101	101	ED	2	3	12	C to A ₀ ~ A ₇
001 (0).1	(0) - 1	•	•	^	•	^	•		•	01	r	001		-	-		B to A _B ~ A ₁₅
			①							٧.	,						- to to 11/3
OUT	(O) = (U)	v	Ÿ	' v	v	v	٧		٧	11	101	101	ED	2	. 4	16	C to A ₀ ∼ A ₇
OUTI	(C) ← (HL)	^	•	^	^	^	^	٠	^	10	100	011	A3	_	7	10	B to A ₈ ~ A ₁₅
	B ← B – 1		_							10	100	011	М.3				D10 AH 12 A 15
	HL+HL+1		@						U		404	404		_	-	21	C to A - a - A -
OTIA	(C) ← (HL)	Х	1	Х	Х	Х	Х	1	Х	11	101	101	ED	2	5	21	C to A ₀ ~ A ₇
	B B 1									10	110	011	В3	_	(If B≠0)		B to A ₈ ∼ A ₁₅
	HL ← HL+1													2	4	16	
	Repeat until														(If B = 0)		
	B=0		_														
			0														
OUTD	(C) + (HL)	Х		X	Х	X	Х	1	Х	11	101	101	ED	2	4	16	C to A ₀ ∼ A ₇
	B ← B – 1									10	101	011	AB				B to A ₈ ∼ A ₁₅
	HL + HL - 1		_														
			@)	•												
OTOR	(C) ← (HL)	Х	1	Х	Х	X	Х	1	Х	11	101	101	ED	2	5	21	C to $A_0 \sim A_7$
	B - B - 1									10	111	011			(If B≠0)		B to A ₈ ∼ A ₁₅
	HL + HL - 1													2	4	16	
	Repeat until														(If B = 0)		
	B=0																

NOTES ① If the result of B = 1 is zero, the Z flag is set; otherwise it is reset.
② 2 flag is set upon instruction completion only.

SUMMARY OF FLAG OPERATION

	D ₇	z		н		P/V		D ₀	Comments
Instructions	-		 -		-:-			-	8-bit add or add with carry.
ADD A, s; ADC A, s	ŧ	#	X	ŧ	X	V	0	•	8-bit subtract, subtract with carry, compare and negata
SUB s; SBC A, s; CP s; NEG	ŧ	‡	X	ŧ	X	V	1	•	accumulator.
AND s	#	#	Х	1	X	Р	0	0	Logical operation.
OR s, XOR s	‡		Х	0	Х	Ρ	0	0	Logical operation.
INC s	#	#	X		X	V	0	•	8-bit increment.
DEC s	ŧ	ŧ	X	ŧ	X	V	1	•	8-bit decrement.
ADD DD. ss	•	•	Х	Х	X	•	0	‡	16-bit add.
ADC HL, 88	ŧ	ŧ	X	X	Х	V	0	‡	16-bit add with carry.
SBC HL. ss	i	i	X	X	X	V	1		16-bit subtract with carry.
RLA: RLCA; RRA; RRCA		٠	X	Ö	×	•	0	ŧ	Rotate accumulator.
RLm: RLCm: RRm;	ŧ	ŧ	X	ō	×	ρ	0	:	Rotate and shift locations.
RRC m; SLA m; SRA m; SRL m	•	•	•		•				
RLD: RRD	#	#	X	0	×	Р	O	•	Rotate digit left and right.
DAA			X		×	Ρ	•	‡	Decimal adjust accumulator.
CPL	•	•	X	1	X	•	1	•	Complement accumulator
SCF	•	•	X	0	×	•	0	1	Set carry.
CCF	•	•	Х	X	Х	•	0	#	Complement carry.
IN r (C)		:	X	0	X	Р	0	•	Input registar indirect.
INI; IND; OUTI; OUTD	×		X	X	×	X	1	•	Block input and output, $Z = 1$ if $B \neq 0$, otherwise $Z = 0$.
INIR: INDR: OTIR: OTDR	×	1	X	X	×	X	1	•	Block input and output, $Z = 1$ if $B \neq 0$, otherwise $Z = 0$.
LOI: LDD	X	×	Х	0	Х	ŧ	0	•	Block transfer instructions. $PN = 1$ if $BC \neq 0$, otherwise $PN = 0$.
LDIR: LDOR	X	×	X	0	×	Ó	0	•	Block transfer instructions. $PN = 1$ if $BC \neq 0$, otherwise $PN = 0$.
CPI; CPIR; CPD; CPDR	x	#	X	X	X	ŧ	1	•	Block search instructions. $Z = 1$ if $A = (HL)$, otherwise $Z = 0$. $P/V = 1$ if $BC \neq 0$, otherwise $P/V = 0$.
LDA; I, LDA, R		‡	X	0	X	IFF	0	٠	IFF, the content of the interrupt enable flip-flop, (IFF ₂), is copied into the PM flag.
BIT b, s	X	ŧ	X	1	Х	X	0	•	The state of bit b of location s is copied into the Z flag.

SYMBOLIC NOTATION

Symbol	Operation	Symbol	Operation
S	Sign flag. S = 1 if the MSB of the result is 1.	‡	The flag is affected according to the result of tha
Z	Zero flag. $Z = 1$ if the result of the operation is 0.		operation.
PΝ	Parity or overflow flag. Parity (P) and overflow (V)	•	The flag is unchanged by the operation.
• • •	share the same flag. Logical operations affect	0	Tha flag is reset by the operation.
	this flag with the parity of the result while	1	Tha flag is set by the operation.
	arithmetic operations affect this flag with tha	Х	The flag is indeterminate.
	overflow of the result. If P/V holds parity: P/V = 1	V	P/V flag affected according to the overflow result
	if the result of the operation is even; P/V = 0 if		of the operation.
	result is odd, if P/V holds overflow, P/V = 1 if tha	₽	P/V flag affected according to the parity result of
	result of the operation produced an overflow. If	·	the operation.
	P/V does not hold overflow, P/V = 0.	г	Any one of the CPU registers A, B, C, D, E, H, L.
н*	Half-carry flag. H = 1 if the add or subtract	s	Any 8-bit location for all the addressing modes
п	operation produced a carry into, or borrow from.	_	allowed for the particular instruction.
	bit 4 of the accumulator.	SS	Any 16-bit location for all the addressing modes
			allowed for that instruction.
N*	Add/Subtract flag. N = 1 if the previous	Ĥ	Any one of the two index registers IX or IY.
_	operation was a subtract.	Ä	Refresh counter.
С	Carry/Link flag. C = 1 if the operation produced	• • • • • • • • • • • • • • • • • • • •	8-bit value in range < 0, 255 >.
	a carry from the MSB of the operand or result.	n nn	16-bit value in range < 0, 255 >.

[&]quot;H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using the ands with packed BCD format.

CPU REGISTERS

Figure 4 shows three groups of registers within the CPU. The first group consists of duplicate sets of 8-bit registers in a principal set and an afternate set [designated by ' (prime), e.g., A']. Both sets consist of the Accumulator register, the Flag register, and six general-purpose registers. Transfer of data between these duplicate sets of registers is accomplished by use of "Exchange" instructions. The result is laster response to interrupts and easy, efficient implementation of such versatife programming techniques

as background-toreground data processing. The second set of registers consists of six registers with assigned functions. These are the t (Interrupt register), the R (Refresh register), the IX and IY (Index registers), the SP (Stack Pointer), and the PC (Program Counter). The third group consists of two interrupt status tlip-tlops, plus an additional pair of tlip-tlops which assists in identifying the interrupt mode at any particular time. Table 1 provides further information on these registers.




Figure 4. CPU Registers

INTERRUPTS: GENERAL OPERATION

The CPU accepts two interrupt input signats: $\overline{\text{NMt}}$ and $\overline{\text{tNT}}$. The $\overline{\text{NMt}}$ is a non-maskable interrupt and tras the highest priority $\overline{\text{INT}}$ is a lower priority interrupt and it requires that interrupts be enabled in software in order to operate. $\overline{\text{tNT}}$ can be connected to multiple peripheral devices in a wired-OR configuration

The Z80 has a single response mode for interrupt service on the non-maskable interrupt. The maskable interrupt, INT, has three programmable response modes available. These are:

- Mode 0 similar to the 8080 microprocessor.
- Mode 1 Peripheral Interrupt service for use with non-8080/Z80 systems

Mode 2 - a vectored interrupt scheme, usually daisychained, for use with the Z80 Family and compalible peripheral devices.

The CPU services interrupts by sampting the $\overline{\text{NM}}$ and $\overline{\text{INT}}$ signals at the rising edge of the last clock of an instruction. Further interrupt service processing depends upon the type of interrupt that was detected. Details on interrupt responses are shown in the CPU Timing Section

Non-Maskable Interrupt (NMI). The nonmaskable interrupt cannot be disabled by program control and therefore will be accepted at all times by the CPU. NMI is usually reserved for servicing only the highest priority type interrupts, such as that for orderly shutdown after power

PIN DESCRIPTIONS

A₀-A₁₅. Address Bus (output, active High, 3-state). A₀-A₁₅ form a 16-bit address bus. The Address Bus provides the address for memory data bus exchanges (up to 64K bytes) and for I/O device exchanges

BUSACK. Bus Acknowledge (output, active Low). Bus Acknowledge indicates to the requesting device that the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR have entered their high-impedance states. The external circuitry can now control these lines

BUSREQ. Bus Request (input, active Low). Bus Request has a higher priority than NMI and is always recognized at the end of the current machine cycle. BUSREQ torces the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR to go to a high-impedance state so that other devices can control these lines. BUSREQ is normally wired-OR and requires an external pullup tor these applications. Extended BUSREQ periods due to extensive DMA operations can prevent the CPU trom properly retreshing dynamic RAMs.

 D_0 - D_7 . Data Bus (input/output, active High, 3-state). D_0 - D_7 constitute an 8-bit bidirectional data bus, used for data exchanges with memory and I/O.

HALT. Halt State (output, active Low). HALT indicates that the CPU has executed a Halt instruction and is awaiting either a nonmaskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOPs to maintain memory retresh.

INT. Interrupt Request (input, active Low). Interrupt Request is generated by I/O devices. The CPU honors a request at the end of the current instruction if the internal software-controlled interrupt enable tlip-tlop (IFF) is enabled. INT is normally wired-OR and requires an external pullup for these applications.

IORQ. Input/Output Request (output, active Low, 3-state). IORO indicates that the lower halt of the address bus holds a vatid I/O address for an I/Q read or write operation. IQRQ is also generated concurrently with M1 during an interrupt acknowledge cycle to indicate that an interrupt response vector can be placed on the data bus.

M1. Machine Cycle One (output, active Low). M1, together with MREQ, indicates that the current machine cycle is the opcode fetch cycle of an instruction execution. M1, together with IORQ, indicates an interrupt acknowledge cycle.

MREQ. Memory Request (output, active Low, 3-state). MREQ indicates that the address bus holds a valid address tor a memory read or memory write operation.

NMI. Non-Maskable Interrupt (Input, negative edge-triggered). NMI has a higher priority than INT. NMI is always recognized at the end of the current instruction, independent of the status of the interrupt enable ftip-flop, and automatically forces the CPU to restart at location 0066H.

RD. Read (output, active Low, 3-state). RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

RESET. Reset (input, active Low). RESET initiatizes the CPU as tollows: it resets the interrupt enable flip-flop, clears the PC and Registers I and R, and sets the interrupt status to Mode 0. During reset time, the address and data bus go to a high-impedance state, and all control output signals go to the inactive state. Note that RESET must be active tor a minimum of three tull clock cycles before the reset operation is complete.

RFSH. Refresh (output, active Low). RFSH, together with MREQ, indicates that the lower seven bits of the system's address bus can be used as a retresh address to the system's dynamic memories.

WAIT. Wait (input, active Low) WAIT indicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter a Wait state as tong as this signal is active. Extended WAIT periods can prevent the CPU trom properly retreshing dynamic memory.

WR. Write (output, active Low, 3-state). WR indicates that the CPU data bus holds valid data to be stored at the addressed memory or I/O location

CPU TIMING

The Z80 CPU executes instructions by proceeding through a specific sequence of operations:

- Memory read or write
- I/O device read or write
- Interrupt acknowledge

The basic clock period is referred to as a Titme or cycle, and three or more T cycles make up a machine cycle (M1, M2 or M3 for instance). Machine cycles can be extended either by the CPU automatically inserting one or more Wait states or by the insertion of one or more Wait states by the user.

Instruction Opcode Fetch. The CPU places the contents of the Program Counter (PC) on the address bus at the start of the cycle (Figure 5). Approximately one-hall clock cycle later, MREQ goes active. When active, RD indicates that the memory data can be enabled onto the CPU data bus.

The CPU samples the WAIT input with the falling edge of clock state T₂. During clock states T₃ and T₄ of an M1 cycle, dynamic RAM refresh can occur while the CPU starts decoding and executing the instruction. When the Refresh Control signal becomes active, refreshing of dynamic memory can take place.




Figure 5. Instruction Opcode Fetch

Memory Read or Write Cycles. Figure 6 shows the timing of memory read or write cycles other than an opcode fetch (M1) cycle. The MREQ and RD signals function exactly as in the fetch cycle. In a memory write cycle, MREQ also

becomes active when the address bus is stable. The \overline{WR} line is active when the data bus is stable, so that it can be used directly as an $R\overline{W}$ pulse to most semiconductor memories.





Figure 6. Memory Read or Write Cycles

Input or Output Cycles. Figure 7 shows the timing for an I/O raad or I/O write operation. During I/O operations, the CPU automatically inserts a single Wait state (Twa). This

extra Wait state allows sufficient time for an I/O port to decode the address from the port address lines.




Twa = Dne wait cycle eutomatically inserted by CPU.

Figure 7. Input or Output Cycles


Interrupt Request/Acknowledge Cycle. The CPU samples the interrupt signal with the rising edge of the last clock cycle at the end of any instruction (Figure 8). When an interrupt is accepted, a special M1 cycle is generated.

During this $\overline{\text{M1}}$ cycle, $\overline{\text{IORO}}$ becomes active (instead of $\overline{\text{MREQ}}$) to indicate that the interrupting device can place an 8-bit vector on the data bus. The CPU automatically adds two Wart states to this cycle.



Non-Maskable Interrupt Request Cycle. NMI is sampled at the same time as the maskable interrupt input tNT but has higher priority and cannot be disabled under software control. The subsequent timing is similar to that of a normal

memory read operation except that data put on the bus by the memory is ignored. The CPU instead executes a restart (RST) operation and jumps to the $\overline{\text{NMI}}$ service routine located at address 0066H (Figure 9).




^{*}Although NMI is an asynchronous input, to guarantee its being recognized on the following machine cycle, NMI's falling edge must occur no later than the rising edge of the clock cycle, preceding the last state of any instruction cycle (T_L).

Figure 9. Non-Maskable Interrupt Request Operation

Bus Request/Acknowledge Cycle. The CPU samples BUSREQ with the rising edge of the last clock period of any machine cycle (Figure 10). If BUSREQ is active, the CPU sets its address, data, and MREQ, IORQ, RD, and WR lines

to a high-impedance state with the rising edge of the next clock pulse. At that time, any external device can take control of these lines, usually to transfer data between memory and I/O devices.




NOTES: 1) T_{LM} = Last state of any M cycle. 2) T_{X} = An arbitrary clock cycle used by requesting device.

Figure 10. BUS Request/Acknowledge Cycle

Halt Acknowledge Cycle. When the CPU receives a HALT instruction, it executes NOP states until either an INT or NMI input is received. When in the Halt state, The HALT output is

active and remains so until an interrupt is received (Figure 11). INT will also force a Halt exit.



^{*}Aithough MMI ie an asynchronoua input, te guarantae its being recegnized on tha fellewing machine cycle, NMI's talling adge must occur ne latar than tha rising edga of tha cleck cycle preceding tha laat atate of any inatruction cycle (T_{L1}).

Figure 11. Halt Acknowledge

Reset Cycle. RESET must be active for at least three clock cycles for the CPU to properly accept it. As long as RESET remains active, the address and data buses float, and the control outputs are inactive. Once RESET goes inactive, two

internal T cycles are consumed before the CPU resumes normal processing operation. RESET clears the PC register, so the first opcode fetch will be to location 0000H (Figure 12).




Figure 12. Reset Cycle

Power-Down mode of operation (Only applies to CMOS Z80 CPU).

CMOS Z80 CPU supports Power-Down mode of operation.

This mode is also referred to as the "standby mode", and supply current for the CPU goes down as low as 10 uA (Where specified as Icc.).

Power-Down Acknowledge Cycle. When the clock input to the CPU is stopped at either a High or Low level, the CPU stops its operation and maintains all registers and control signals. However $f_{\rm CC2}$ (standby supply current) is guaranteed only when the system clock is stopped at a Low

level during T_4 of the machine cycle following the execution of the HALT instruction. The timing diagram for the power-down function, when implemented with the HALT instruction, is shown in Figure 13.




Figure 13. Power-Down Acknowledge

Power-Down Release Cycle. The system clock must be supplied to the CPU to release the power-down state. When the system clock is supplied to the CLK input, the CPU restarts operations from the point at which the power-down state was implemented.

The timing diagrams for the release from power-down mode are shown in Figure 14. NOTES.

- When the external oscillator has been stopped to enter the power-down state, some warm-up time may be required to obtain a stable clock for the release.
- When the HALT instruction is executed to enter the power-down state, the CPU will also enter the Halt state. An interrupt signal (either NMI or INT) or a RESET signal must be applied to the CPU after the system clock is supplied in order to release the power-down state.




Figure 14c.

Figure 13. Power-Down Release

HALT

ABSOLUTE MAXIMUM RATINGS

voltage on V _{CC} with respect to V _{SS}
Voltages on all inputs with respect
to V_{SS}
Operating Ambient
Temperature See Ordering Information
Storage Temperature 65°C to + 150°C

A 2014a + 701

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

STANDARD TEST CONDITIONS

The DC Characteristics and capacitance sections below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND (0V). Positive current flows into the reterenced pin.

Available operating temperature ranges are:


■ S = 0°C to +70°C Voltage Supply Range:

NMOS: +4 75V ≤ VCC ≤ +5.25V CMOS: +4 50V ≤ VCC ≤ +5.50V

■ E= -40°C to 100°C, $+4.50V \le VCC \le +5.50V$

All ac parameters assume a load capacitance of 100 pf. Add 10 ns delay for each 50 pt increase in load up to a maximum of 200 pf for the data bus and 100 pf for address and control lines. AC timing measurements are reterenced to 1.5 volts (except for clock, which is referenced to the 10% and 90% points).

The Ordering Information section lists temperature ranges and product numbers. Package drawings are in the Package Information section. Refer to the Literature List for additional documentation.



DC CHARACTERISTICS (Z84C00/CMOS Z80 CPU)

Symbol	Parameter	Min	Max	Unit	Condition
 Vilc	Clock Input Low Voltage	-0.3	0.45	٧	
VIHC	Clock Input High Voltage	V _{CC} 6	V _{CC} +.3	V	
V _{IL}	Input Low Voltage	-03	8.0	V	
ViH	Input High Voltage	2.2	Vcc	V	
V _{OL}	Output Low Voltage		0.4	٧	$I_{OL} = 2.0 \text{mA}$
VOH ₁	Output High Voltage	24		V	$I_{OH} = -1.6 \text{mA}$
V _{OH2}	Output High Voltage	V _{CC} - 0.8		٧	$I_{OH} = -250 \mu\text{A}$
Icc ₁	Power Supply Current 4 MHz 6 MHz 8 MHz 10 MHz 20 MHz		20 30 40 50 100	mA mA mA mA	$V_{CC} = 5V$ $V_{IH} = V_{CC} - 0.2V$ $V_{IL} = 0.2V$ $V_{\infty} = 5V$
lcc ₂	Standby Supply Current		10	μА	$V_{CC} = 5V$ $CLK = (0)$
					$V_{ H} = V_{CC} - 0.2V$ $V_{ L} = 0.2V$
ILI	Input Leakage Current	-10	10	μΑ	$V_{IN} = 0.4 \text{ to } V_{CC}$
lo	3-State Output Leakage Current in Float	- 10	10 ²	μΑ	$V_{OUT} = 0.4 \text{ to } V_{CO}$

CAPACITANCE

Symbol	Parametar	Min	Max	Unit
CCLOCK	Clock Capacitance		10	pf
oclock C _{IN}	Input Capacitance		5	pf
Cout	Output Capacitance		15	pf

T_A = 25 °C, f = 1 MHz Unmeasured pins returned to ground

Measurements made with outputs floating
 A₁₅·A₀, D₇·D₀, MREQ, iDRQ, RD, and WR.

AC CHARACTERISTICS[†] (Z84C00/CMOS Z80 CPU)

 V_{cc} =5.0V \pm 10%, unless otherwise specified

			Z840	00004		20006	Z840	00008	Z840	00010	Z84	C0020[1]	Unit	Note
No	Symbol	Parameter	Min	Max		Мах	Min	Мах		Max		Max		
1	TcC	Clock Cycle time	250*	DC	162*	DC	125*	DC	100*	DC	50*	DC	nS	
2	TwCh	Clock Pulse width (high)	110	DC	65	DC	55	DC	40	DC	20	DC	nS	
3	TwCl	Clock Pulse width (low)	110	DC	65	DC	55	DC	40	DC	20	DC	пS	
4	TfC	Clock Fall time		30		20		10		10		10	nS	
5	TrC	Clock Rise time .		30		20		10		10		10	nS	
6	TdCr(A)	Address vaild from Clock Rise		110		90		60		65		57	nS	[2]
7	TdA(MREQf)	Address valid to /MREQ Fall	65*		35*		20*		5*		· 15*		nS	
8	TdCf(MREQf)	Clock Fall to /MREQ Fall dalay		85		70		60		55		40	nS	
9	TdCr(MREQr)	Clock Rise to /MREQ Risa dalay		85		70		60		55		40	nS	
10	TwMREQh	/MREQ pulse width (High)	110*		65*		45**		30*		10*		nS	[3]
11	TwMREOI	/MREO pulse width (low)	220*		132*		100*		75*		25*		nS	[3]
12	TdCf(MERQr)	Clock Fall to /MREQ Rise delay		85		70		60		55		40	nS	
13	TdCf(RDf)	Clock Fall to /RD Fall dalay		95		80		70		65		40	nS	
14	TdCr(RDr)	Clock Rise to /RD Rise dalay		85		70		60		55		40	nS	
15	TsD(Cr)	Data setup time to Clock Risa	35		30		30		25		12		nS	
16	ThD(RDr)	Data hold time after /RD Risa	O		0		O		0		0		nS	
17	TsWAIT(Cf)	WAIT satup time to Clock Fall	70		80		50		20		7.5		nS	
18	ThWAIT(Cf)	/WAIT hold tima after Clock Fall	10		10		10		10		10		nS	
19	TdCr(M1f)	Clock Rise to /M1 Fall delay		100		60		70		65		45	nS	
20	TdCr(M1r)	Clock Rise to /M1 Rise dalay		100		80		70		65		45	nS	
21	TdCr(RFSHf)	Clock Rise to /RFSH Fall delay		130		110		95		60	•	60	nS	
22	TdCr(RFSHr)	Clock Rise to /RFSH Risa dalay		120		100		85		80		60	nS	
23	TdCf(RDr)	Clock Fall to /RD Rise delay		85		70		60		55		40	n\$	
24	TdCr(RDf)	Clock Rise to /RD Fall delay		85		70		60		55		40	nS	
25	TsD(Cf)	Data satup to Clock Fall during												
		M2, M3, M4 or M5 cyclas	50		40		30		25		12		nS	
26	TdA(IOROf)	Address stable prior to //ORO Fall	180*		107*		75 *	•	50*		0*		пS	
27	TdCr(IOROf)	Clock Rise to /IORQ Fall dalay		75		65		55		50		40	nS	
28	TdCf(fOROr)	Clock Fall to /fORQ Rise delay		85		70		60		55		40	nS	
29	TdD(WRf)Mw	Data stable prior to /WR Fall	80*		22*		5*		40*		-10*		n\$	
30	TdCf(WRf)	Clock Fall to MR Fall delay		80		70		60		55		40	ກSົ	
31	TwWR	MR pulse width	220*		132*		100*		75*		25*		nS	
32	TdCf(WRr)	Clock Fall to /WR Rise delay		60		70		80		55		40	nS	
33	TdD(WRf)IO	Data stable prior to /WR Fall	-10 *		-55*		-55*		- 10*		-30*		nS	
34	TdCr(WRf)	Clock Risa to /WR Fall delay		65		60		60		50		40	nS	
35	TdWRr(D)	Data stable from /WR Rise	60°		30*		15*		10*		0*		nS	
	TdCf(HALT)	Clock Fall to /HALT 'L' or 'H'		300		260		225		90		70	nS	
	TWNMI	/NMI pulse width	80		60		60		60		60		nS	
38	TsBUSREQ	/BUSREO setup time	50		50		40		30		15		nS	
	(Cr)	to Clock Rise												

^{*}For clock periods other than the minimums shown, calculate parameters using the table on the following page. Calculated values above assumed TrC = TrC = 20 ns.

[†]Units in nanoseconds (ris)

¹¹ For loading ≥ 50 pt. Decrease width by 10 ns for each additional 50 pt.

¹¹⁴ MHz CMOS Z80 is obsoleted and replaced by 6 MHz

AC CHARACTERISTICS (Z84C00/CMOS Z80 CPU; Continued) $\rm V_{cc}{=}5.0V\pm10\%,$ unless otherwise specified

			Z84C0004 Z84C0006		Z840	Z84C0008		Z84C0010		Z84C0020[1]		Note		
Nio	Symbol	Parameter	Min	Max	Min	Мах	Min	Max	Min	Max	Min	Мах		
39	ThBUSREQ	/BUSREQ hold time	10		10		10		10		10		nS	
	(Cr)	after Clock Rise												
40	TdCr (BUSACKf)	Clock Rise to /BASACK Fall delay		100		90		80		75		40	nS	
41	TdCf (BUSACKr)	Clock Fall to /BASACK Rise delay		100		90		80		75		40	nS	
42	TdCr(Dz)	Clock Rise to Data float delay		90		80		70		65		40	nS	
	TdCr(CTz)	Clock Rise to Control Outputs Float Delay (/MREQ, /IORQ,												
		/RD and /WR)		80		70		60		65		40	nS	
44	TdCr(Az)	Clock Rise to Address		90		80		70		75		40	nS	
45	TdCTr(A)	Address Hold time from /MREQ, /IORQ, /RD or /WR	80*		35*		20°		20*		0.		ηS	
46	TsRESET(Cr)	/RESET to Clock Risa setup time	60		60		45		40		15		nS	
47	ThRESET(Cr)	/RESET to Clock Rise Hold time	10		10		10		10		10		n\$	
48	TsINTf(Cr)	/INT Fall to Clock Rise Setup Time	80		70		55		50		15		nS	
49	ThINTr(Cr)	/INT Rise to Clock Rise Hold Time	10		10		10		10 		10		nS 	
50	TdM1f (IORQf)	/M1 Fail to /IORQ Fall delay	565		359	•	270	•	220)*	100	ı *	nS	
51		/Clock Fall to /IORQ Fall delay		85		70		60		55		45	nS	
52		Clock Rise to /IORQ Rise dalay		85		70		60		55		45	nS	
53		Clock Fall to Data Valid delay		150		130		115		110		75	n\$	

Notes:

FOOTNOTES TO AC CHARACTERISTICS

7 Td 10 Tv	C HA(MREQf)	IwCh + TwCl + TrC + TfC					
10 Tv	dA(MREQf)						
10 Tv		TwCh + HC	-65	-50	-45	-45	-45
-	νMREQh	TwCh + TfC	-20	-20	-20	-20	-20
• • • • •	wMREQI	TcC	-30	-30	-25	-25	-25
<u></u> 26 To	da(IORQI)	TcC	-70	- 5 5	·50	-50	-50
	dD(WRI)	lcC	-170	-140	· 120	-60	-60
	wWR	TcC	-30	-30	-25	-25	-25
	dD(WRf)	TwCl + TrC	-140	-140	- 120	-60	-60
<u> </u>	 dWRr(D)	TwCl + IrC	-70	· 55	-50	-40	-25
	dCTr(A)	TwCl + TrC	-50	-50	-45	-30	-30
	dM1I(IORQI)	2TcC + TwCh + TfC	-65	-50	- 45	-30	-30

 $V_{OL} = 1.5 V$

For Clock periods other than the minimum shown, calculate parameters using the following table.

Calculated values above assumed TrC = TrC = maximum. ** 4 MHz CMOS Z80 is obsoleted and replaced by 6 MHz

^[1] Z84C0020 parameters are guuaranteed with 50pF load Capacitance.

^[2] If Capacitive Load is other than 50pF, please use Figure 1 to calculate the value.

^[3] Increasing delay by 10nS for each 50pF increase in loading, 200pF max for data lines, and 100pF for control lines.




Figure 1. Address Delay Characteristics (Parameter 6)

DC CHARACTERISTICS (Z8400/NMOS Z80 CPU)

All parameters are tested unless otherwise noted.

Symbol	Parameter	Min	Max	Unit	Test Condition
V _{ILC}	Clock Input Low Voltage	-0.3	0.45	v	
v_{IHC}	Clock Input High Voltage	V _{CC} 6	V _{CC} + .3	V	
VIL	Input Low Voltage	-0.3	8.0	V	
V _{IH}	Input High Voltage	2.0 ¹	Vcc	V	
VOL	Output Low Voltage		0.4	V	$I_{OL} = 2.0 \text{mA}$
VoH	Output High Voltage	2 4 1		ν .	I _{OH} = -250 μA
Icc	Power Supply Current		200	mA	Note 3
ILI	Input Leakage Current		10	μА	$V_{IN} = 0$ to V_{CC}
I _{LO}	3-State Output Leakage Current in Float	10	10 ²	μA	$V_{OUT} = 0.4$ to V_{CO}

¹ For military grade parts, refer to the Z80 Military Electrical Specification

CAPACITANCE

Guaranteed by design and characterization.

Symbol	Parameter	Min	Max	Unit
C _{CLOCK}	Clock Capacitance		35	pf
C _{IN}	Input Capacitance		5	pt
C _{OUT}	Output Capacitance		15	pt

NOTES

Unmeasured pins returned to ground

² A₁₅-A₀, D₇-D₀, MREQ, IORQ, RD, and WR

³ Measurements made with outputs floating

 $T_A = 25$ °C, t = 1 MHz

AC CHARACTERISTICS[†] (Z8400/NMOS Z80 CPU)

Number	Symbol	Parameter	Z084 M in	0004 Max	Z084 Min	0006 Max	Z084 Min	0008 Ma
1	TcC	Clock Cycle Time	250*	••	162*		125*	-
2	TwCh	Clock Pulse Width (High)	110	2000	65	2000	55	200
3	TwCl	Clock Pulse Width (Low)	110	2000	65	2000	55	200
4	TfC	Clock Fall Time		30		20		1
5	TrC	Clock Rise Time		30		20		1
6	TdCr(A)	Clock † to Address Valid Delay		110		90		- 8
7	TdA(MREOf)	Address Valid to MREQ I Delay	65*		35*		20*	
8	TdCt(MREQf)	Clock to MREQ Delay		85		70		6
9	TdCr(MREQr)	Clock † Io MREQ † Delay		85		70		(
10	TwMREQh	MREQ Pulse Width (High)	110*-	Ħ	65*	Ħ	45*	
11	TWMREQL	MREQ Pulse Width (Low)	220*	#	135*	II -	100*	11
12	TdCt(MREQr)	Clock to MREQ ↑ Delay		85		70		
13	TdCf(RDf)	Clock I to RD I Delay	_	95		80		7
14	TdCr(RDr)	Clock t to RD t Delay		85		70		•
15	TsD(Cr)	Data Setup Time to Clock↑	35		30		30	
16	ThD(RDr)	Data Hold Time to RD ↑		0		Q		
17	TsWAIT(Cf)	WAIT Setup Time to Clock ↓	70		60		50	
18	ThWAIT(Cf)	WAIT Hold Time after Clock ↓		0		0		-
19	TdCr(M1f)	Clock ↑ to M1 ↓ Delay		100		80		
20	TdCr(M1r)	Clock ↑ to M1 ↑ Delay		100		80		•
21	TdCr(RFSHf)	Clock to RFSH ↓ Delay		130		110		
22	TdCr(RFSHr)	Clock t to RFSH t Delay		120		100		
23	TdCf(RDr)	Clock I to RD ↑ Delay		85		70		
24	TdCr(RDf)	Clock↑to RD ↓ Delay		85		70		
25	TsD(Cf)	Data Setup to Clock ↓ during M ₂ , M ₃ ,	50		40		30	
		M ₄ , or M ₅ Cycles	180*		110'		75*	
26	TdA(IORQf)	Address Stable prior to IORO 4	100	75	110	65	, ,	
27	TdCr(IORQf)	Clock ↑ to IORQ ↓ Delay		85		70		
28	TdCf(IORQr)	Clock I to IORQ ↑ Delay	80*		251		5*	
29	TdD(WRf)	Data Stable prior to WR +	80	80		70	•	
30	TdCf(WRf)	Clock ∔ to WR ∔ Delay	220		1351		100*	
31	TwWR	WR Pulse Width	. <u>-</u>		100			
32	TdCf(WRr)	Clock ∔ to WR ↑ Delay	-10°	. 80	-55	70 •	55*	
33	TdD(WRf)	Data Stable prior to WR ↓	-10	65	-55	60		
34	TdCr(WRI)	Clock ↑ to WR ↓ Delay	60.		30		151	
35	TdWRr(D)	Data Stable from WR 1	601		30		13	2
36	TdCf(HALT)	Clock ↓ to HALT ↑ or ↓		300	70	260	601	
37	TwNMI	NMI Pulse Width	80		70			
38	TsBUSREQ(Cr)	BUSREQ Setup Time to Clock ↑	50		50		40	

^{*}For clock periods other than the minimums shown, calculate parameters using the table on the following page: Calculated values above assumed TrC = TrC = 20 ns.

[†]Units in nanoseconds (ns)

[#] For loading ≥ 50 pf., Decrease width by 10 ns for each additional 50 pf.

AC CHARACTERISTICS[†] (Z8400/NMOS Z80 CPU; Continued)

			Z0840004		Z0840006		Z0840008	
Number	Symbol	Parameter	Min	Max	Min	Max	Min	Max
39	ThBUSREQ(Cr)	BUSREQ Hold Time after Clock f	0		٥		٥	
40	TdCr(BUSACKf)	Clock ↑ to BUSACK ↓ Delay		100		90		80
41	TdCt(BUSACKr)	Clock ∔to BUSACK ↑ Delay		100		90		80
42	TdCr(Dz)	Clock ↑ to Data Float Delay		90		80		70
43	TdCr(CTz)	Clock † to Control Outputs Float Delay (MREQ, IORQ, RD, and WR)		80		70		60
44	TdCr(Az)	Clock ↑ to Address Float Delay		90		80		70
45	TdCTr(A)	MREQ t, IORQ t, RD t, and WR t to Address Hold Time	80*		35*		20*	
46	TsRESET(Cr)	RESET to Clock † Setup Time	60		60		45	
47	ThRESET(Cr)	RESET to Clock ↑ Hold Time		0		0		0
48	TsINTf(Cr)	INT to Clock t Setup Time	80		70		55	
49	ThINTr(Cr)	INT to Clock † Hold Time		0		0		0
50	TdM1f(IORQf)	M1 ∔ to IORQ ∔ Delay	565*		365*		270*	
51	TdCt(IORQf)	Clock ∮ to IORQ ↓ Delay		85		70		60
52	TdCf(IORQr)	Clock † IORQ † Delay		85		70		60
53	TdCf(D)	Clock to Data Valid Delay		150		130		115

^{*}For clock periods other than the minimums shown, calculate parameters using the following table. Calculated values above assumed TrC = TfC \approx 20 ns. †Units in nanoseconds (ns)

FOOTNOTES TO AC CHARACTERISTICS

Number	Symbol	General Parameter	20840004	Z0840006	20840008
1	ТсС	TwCh + TwCl + TrC + TfC			
7	TdA(MREQf)	TwCh + TfC	- 65	- 50	- 45
10	TwMREQh	TwCh + TfC	- 20	- 20	-20
11	TwMREQI	TeC	- 30	- 30	-25
26	TdA(IOROf)	TcC	- 70	- 55	-50
29	TdD(WRf)	TcC	- 170	- 140	-120
31	TwwR	TcC	- 30	- 30	- 25
33	TdD(WRf)	TwCl + TrC	- 140	- 140	-120
35	TdWRr(D)	TwCl + TrC	- 70	- 55	-50
45	TdCTr(A)	TwCl + TrC	- 50	-50	- 45
50	TdM1f(IORQf)	2TcC + TwCh + TfC	- 65	-50	-45

AC Test Conditions

 $V_{IH} = 20 \, V$ $V_{OH} = 1.5 \, V$ $V_{\rm IL} = 0.8 \, \rm V$

 $V_{OI} = t 5 V$ FLOAT = $\pm 0 5 V$ $V_{IHC} = V_{CC} - 0.6 \text{ V}$ $V_{HLC} = 0.45 \text{ V}$